DMA Configuration Bugs and Cache Coherency on Cortex-M7
Cortex-M7 cache incoherence breaks DMA transfers when porting from M4.
Vera Bauer
Section
1 story in Performance Optimization.
Cortex-M7 cache incoherence breaks DMA transfers when porting from M4.